Double Knowledge Charge Synchronous Dynamic Random-Entry Memory Wave System (DDR SDRAM) is a kind of synchronous dynamic random-entry memory (SDRAM) widely utilized in computers and other electronic gadgets. It improves on earlier SDRAM know-how by transferring data on both the rising and falling edges of the clock sign, successfully doubling the info fee with out increasing the clock frequency. This method, known as double knowledge rate (DDR), allows for larger memory bandwidth while sustaining decrease energy consumption and diminished signal interference. DDR SDRAM was first launched within the late 1990s and is sometimes known as DDR1 to distinguish it from later generations. It has been succeeded by DDR2 SDRAM, DDR3 SDRAM, DDR4 SDRAM, and DDR5 SDRAM, each offering further improvements in speed, capability, and effectivity. These generations should not backward or forward appropriate, that means memory modules from completely different DDR variations cannot be used interchangeably on the identical motherboard. DDR SDRAM usually transfers 64 bits of data at a time.

Its efficient switch charge is calculated by multiplying the memory bus clock pace by two (for double information price), then by the width of the data bus (sixty four bits), and dividing by eight to transform bits to bytes. For instance, a DDR module with a a hundred MHz bus clock has a peak switch rate of 1600 megabytes per second (MB/s). Within the late 1980s IBM had constructed DRAMs using a twin-edge clocking characteristic and offered their results at the International Stable-State Circuits Convention in 1990. Nevertheless, it was normal DRAM, not SDRAM. Hyundai Electronics (now SK Hynix) the identical yr. The development of DDR began in 1996, earlier than its specification was finalized by JEDEC in June 2000 (JESD79). JEDEC has set requirements for the info charges of DDR SDRAM, divided into two parts. The first specification is for memory chips, and the second is for memory modules. To extend memory capacity and bandwidth, chips are combined on a module.

As an example, the 64-bit information bus for DIMM requires eight 8-bit chips, addressed in parallel. Multiple chips with common tackle traces are referred to as a memory rank. The term was introduced to keep away from confusion with chip internal rows and banks. A memory module might bear a couple of rank. The term sides would also be complicated as a result of it incorrectly suggests the bodily placement of chips on the module. The chip choose signal is used to difficulty commands to specific rank. Adding modules to the only memory bus creates further electrical load on its drivers. To mitigate the ensuing bus signaling charge drop and overcome the memory bottleneck, new chipsets employ the multi-channel architecture. Notice: All gadgets listed above are specified by JEDEC as JESD79F. All RAM information charges in-between or above these listed specifications are usually not standardized by JEDEC - often they are merely producer optimizations using tighter tolerances or overvolted chips.

The bundle sizes during which DDR SDRAM is manufactured are additionally standardized by JEDEC. There is no such thing as a architectural difference between DDR SDRAM modules. Modules are instead designed to run at completely different clock frequencies: for instance, a Pc-1600 module is designed to run at a hundred MHz, and a Computer-2100 is designed to run at 133 MHz. A module's clock speed designates the info price at which it is guaranteed to carry out, hence it is guaranteed to run at lower (underclocking) and might presumably run at higher (overclocking) clock charges than those for which it was made. DDR SDRAM modules for desktop computer systems, twin in-line memory modules (DIMMs), have 184 pins (as opposed to 168 pins on SDRAM, or 240 pins on DDR2 SDRAM), and may be differentiated from SDRAM DIMMs by the number of notches (DDR SDRAM has one, SDRAM has two). DDR SDRAM for notebook computers, SO-DIMMs, have 200 pins, which is similar number of pins as DDR2 SO-DIMMs.

These two specs are notched very similarly and care have to be taken throughout insertion if unsure of a appropriate match. Most DDR SDRAM operates at a voltage of 2.5 V, compared to 3.Three V for SDRAM. This can considerably reduce energy consumption. JEDEC Commonplace No. 21-C defines three attainable operating voltages for 184 pin DDR, as identified by the important thing notch position relative to its centreline. Web page 4.5.10-7 defines 2.5V (left), 1.8V (centre), TBD (right), Memory Wave whereas page 4.20.5-forty nominates 3.3V for the correct notch position. The orientation of the module for determining the important thing notch position is with 52 contact positions to the left and 40 contact positions to the best. Growing the working voltage barely can enhance maximum pace but at the price of higher energy dissipation and heating, and at the risk of malfunctioning or injury. Module and chip traits are inherently linked. Total module capability is a product of 1 chip's capability and the variety of chips.

• 글쓰기

• 수정
• 삭제
• 목록